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Abstract-The actual tendency in most of t he  
work tha t  is being done in VLSI neural network 
research is t o  use t h e  simplest possible models 
t o  perform the  desired tasks. This yields t o  the  
use of sigmoidal type neurons tha t  have a static 
input-output relationship. However, in some 
cases, especially when t h e  research is close to bi- 
ological neuron systems emulation, such simpli- 
fled models a re  not always valid. In  these cases, 
a neuron model closer to biological neurons is 
needed, namely the  oscillatory neuron [l-41. For 
these neurons, when they are active, their  out- 
pu t  is a sequence of pulses. I n  this paper  we 
present several circuits t ha t  can be set in a n  ac- 
tive s ta te  t o  yield a n  oscillatory output. 
The  difference between the  circuits is based 
on whether t he  output  has two unique output  
states (off, or on  flring at a specific frequency), 
o r  has a continuum between the  on and off states 
so t ha t  t he  output  frequency changes sigmoidally 
between zero and its maximum. 
I. INTRODUCTION 
The most efficient computational system is the hu- 
man brain. It can perform image, sound and sensory 
data processing beyond the capabilities of the most mod- 
ern and sophisticated artificial computer systems. This 
efficiency has motivated many researchers to try to repli- 
cate, artificially, the human nervous computing system 
to solve a variety of complex engineering problems, such 
as control systems, knowledge processing and signal pro- 
cessing. 
A biological neuron is a living cell whose computa- 
tional processing capabilities are very simple and can be 
summarized as follows: if the spatial and temporal sum- 
mation of all its input signals exceed a certain threshold, 
the neuron will fire a train of electric pulses to all the 
neurons its output is connected to; if the summation 
does not exceed the threshold, no train of pulses will 
be transmitted to the other neurons. This device, the 
neuron, can be viewed as a voltage controlled oscillator 
that has an input control terminal such that: beyond a 
threshold, the oscillator is on, otherwise it is off. 
In order to build a device with these properties, 
an oscillator must be designed that can be turned on 
and off. A very simple and basic way to implement 
an oscillator is using a hysteresis device. A hysteresis 
device is characterized by an equation of the type 
(1) 
, if x < 2 1  
H ( x )  = {Ti-  , if x > -x2 
where x is the input to the device and 21, 2 2 ,  H+ 
and H -  are characteristic parameters. Fig. 1(a) shows, 
schematically, equation (1). 
Strictly speaking, a hysteresis device has a trans- 
fer function as shown in Fig. l(b). The points for 
which H ( x )  = H+ and H ( s )  = -H- are stable points, 
but those for which -H- < H(x) < H+ are unstable 
points. Therefore, if -22 < x < x1 the output will be 
either H+ or -H- (depending on the initial conditions) 
but will never be on the nonhorizontal segment. 
Connecting a hysteresis device and an integrator in 
a close loop yields to a triangular/square-wave oscilla- 
tor. This is depicted in Fig. 2 and the equation that 
characterizes this system is 
Y ( t )  = H ( x ( t ) )  
x ( t )  = +- C ' J  y(t)dt 
which yields the following first order differential eWa- 
tion. 
cx = H ( x )  (3) 
H(x) = 0 (4) 
The equilibrium point (i = 0) for this equation is 
given by 
where H ( x )  is shown in Fig. l(b). This point is stable 
[5] if d5/i.ld~l;=, < 0, which is not satisfied in this case, 
therefore, the equilibrium point is unstable. Further- 
more, 
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In this paper, we are presenting four different CMOS 
structures of hysteresis based oscillators for use in neu- 
ral systems. All of them are based on the principle just 
described with the addition of a complementary element 
able to  turn the unstable equilibrium point into a stable 
one, controlled by some external signal. In the following 
sections, we will describe the four oscillator structures 
and give some simulation results. 
11. OSCILLATOR STRUCTURES 
C i T C t d  1: Consider a transconductance amplifier with 
differential input voltage V and output current i, such 
that 
and connected in the way shown in Fig. 3 by the circuit 
comprised of broken lines. 
For v > 0 + i = +Iss + vd = +E+ + v = 
+E+ - z > 0, therefore, it must be x < E+ for i = 
V = -E- - z < 0, therefore, it must be z > -E- for 
i = -IsS. 
This corresponds to the characteristics of a hystere- 
sis device, assuming x is the input and i the output. In 
order to have an output terminal, we need to replicate 
the current i. This is done by implementing a transcon- 
ductance amplifier with double output. The feature of 
having an output current simplifies the circuit of the in- 
tegrator in Fig. 2, in the sense that a simple capacitor 
can be used, as shown in Fig. 3. 
In order to be able to turn this oscillator on and 
off, a nonlinear resistor is connected in parallel to the 
integrating capacitor. The nonlinear resistor is charac- 
terized by the following equations 
4-1~~. For v < 0 + = -Iss + vd = -E- 3 
The resulting circuit is shown in Fig. 4(a) and the dif- 
ferential equation that characterizes it is 
The equilibrium point (i = 0) is given by the solution 
of H ( x )  = ~ R ( x ) ,  as shown in Fig. 4(b). There are two 
possible cases. If IC < Iss (point A) then di/dxli=o > 
0 and A is unstable (the circuit is oscillating). If IC > 
Iss (point B), then di/dxli=o < 0 and B is stable (the 
circuit is not oscillating). The nonlinear resistor can be 
implemented in CMOS using the circuit of Fig. 5. 
If x > 0, IC goes through M2 and M4, and is re- 
flected by M5 back to the input terminal ( i ~  = IC). 
If z < 0, IC goes through MI and M3, and i~ = 0. 
The complete CMOS implementation of the oscillator 
is shown in Fig. 6. Voltage S k  controls IC and, there- 
fore, the turning on and off of the oscillations. 
Circuit 2: The block diagram of Fig. 2 can also be im- 
plemented using current mode techniques. A current- 
mode hysteresis element is shown in Fig. 7 [6]. If 
I ,  > I,, then V, is high, otherwise, V, is low. Sup 
pose V, is high because I ,  > It,. Since V, is high 
I ,  = IA + IB > Ii,. Hence, we can conclude: If 
I t ,  < I A  + IB + V, high. Now suppose V, is low 
because I, < I$,. Since V, is low I ,  = I A  < I,,. Hence, 
It, > I A  + V, low. This hysteresis device has a volt- 
age output. If we want to keep using a capacitor as the 
integrating device in the oscillator, we need to have a 
current output for the hysteresis element. This can be 
done in the way shown in Fig. 8. If V, is high, then 
Iout = IC, if V, is low, then lout = IC - IB. Connecting 
this circuit to a capacitor and converting the voltage 
across it to a current that is fed back to I,,, one obtains 
the oscillator of Fig. 9. In order to be able to turn 
this oscillator on and off, we connect, in parallel with 
the capacitor, a nonlinear resistor characterized by the 
curve in Fig. 10. The CMOS circuit is shown in Fig. 
11. 
Circuit 3: If, in circuit 1, we eliminate the nonlinear re- 
sistor and make Iss vary between zero and some max- 
imum value, we can turn the oscillations off by making 
ISS = 0. Such a circuit is shown in Fig. 12, where 
the threshold is fixed by VT. Furthermore, since Iss 
controls the frequency of oscillation, we have now a sig- 
moidal relationship between sk and the frequency of the 
output pulses. 
Circuit 4: This circuit differs from the previous one in 
that the output is a sequence of current pulses. The 
shape of each pulse is fixed, but the time spacings be- 
tween pulses is variable and depends on the input con- 
trol signal. The circuit is a modification of circuit 1 in 
which the output of the hysteresis device is such that 
H+ is constant and H- depends on the control signal 
and can be made even zero. The expected waveforms 
are shown in Fig. 13, and the circuit in Fig. 14. 
111. SIMULATION AND EXPERIMENTAL RESULTS 
Circuit 1 has been fabricated in a standard CMOS 
3 p m  process and experimental results have already been 
published elsewhere [7,8]. For completeness of this pa- 
per we are showing its measured input/output relation- 
ship in Fig. 15. 
For Circuit 2, the input/output relationship of the 
oscillator of Fig. 11 is shown in Fig. 16. 
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For Circuit 3 (Fig. 12) and Circuit 4 (Fig. 14) the 
input/output relationships are shown in Figs. 17 and 
18, respectively. 
CONCLUSIONS 
Four different hysteresis based neural oscillator cir- 
cuits have been discussed. They differ basically, in the 
input/output relationship of the neuron: either a sharp 
transition between the on and off states, or a smooth 
sigmoidal one. 
Experimental results have been given for the first 
circuit. The other three structures, which are modi- 
fications of the f i s t  one, have been validated through 
computer circuit simulations. The use of the different 
structures is application dependent. 
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Fig. 1. (a)Transfer Characteristics of Hysteresis El- 
ement, (b) Real Input/Output Characteristics 
of Hysteresis Device 
Fig. 2. Triangular/Square-Wave Oscillator with Hys- 
teresis Element 
Fig. 3. Hysteresis Oscillator 
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Fig. 4. (a) Hysteresis Oscillator That Can Be lhrned 
On and Off, (b) Equilibrium Point Solutions 
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Fig. 5. CMOS Circuit for Nonlinear Resistor 
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Fig. 6. Complete CMOS Hysteresis Oscillator with On- 
Off Capability 
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Fig. 7. Current-Mode Hysteresis Device 
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Fig. 14. CMOS Circuit for Oscillator with Fixed Shape 
Output Current Pulses 
Fig. 9. Current Mode Hysteresis Oscillator 
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Fig. 10. Characteristics of Nonlinear Resistor and Hys- 
teresis Device 
Fig. 15. Input/Output Relationship for Neural Oscilla- 
tor Circuit 1 of Fig. 10 
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z&- L 1 I .  1 I* Fig. 16. Input/Output Relationship of the Circuit of 
Fig. 11 
Fig. 11. Complete Current-Mode Hystersis Oscillator 
with Turn On-Off Capability 
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Fig. 17. Input/Output Relationship for Oscillator of 
Circuit 3 in Fig. 12 
Fig. 12. Hysteresis Oscillator with Sigmoidal Relation 
Between Input Signal and Output Frequency 
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Fig. 13. Expected Waveforms for the Circuit of Fig. 14 Fig. 18. Input/Output Relationship for oscillator of 
Circuit 4 in Fig. 14 
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